





USSN: 10/614,570
Atty. Dkt. #: 29757/SG0042-CON
Applicants: Charles R. Berg, et al.
MARSHALL, GERSTEIN & BORUN LLP 312/ 474-
6300
Sheet 1 of 19

1 / 19


FIG. 1 (PRIOR ART)





2 / 19

FIG. 2
(PRIOR ART)



3 / 19




FIG. 3 (PRIOR ART)




FIG. 4 (PRIOR ART)



USSN: 10/614,570
 Atty. Dkt. #: 29757/SG0042-CON
 Applicants: Charles R. Berg, et al.
 MARSHALL, GERSTEIN & BORUN LLP 312/ 474-
 6300
 Sheet 4 of 19

4 / 19

NAME	SOURCE	SIGNAL	P/N	SIGNAL	SOURCE	NAME
RESET	I	<u>RESET</u>	1	2	GROUND	GROUND
DATA BUS BIT 7	I/O	DD7	3	4	DD8	DATA BUS BIT 8
DATA BUS BIT 6	I/O	DD6	5	6	DD9	DATA BUS BIT 9
DATA BUS BIT 5	I/O	DD5	7	8	DD10	DATA BUS BIT 10
DATA BUS BIT 4	I/O	DD4	9	10	DD11	DATA BUS BIT 11
DATA BUS BIT 3	I/O	DD3	11	12	DD12	DATA BUS BIT 12
DATA BUS BIT 2	I/O	DD2	13	14	DD13	DATA BUS BIT 13
DATA BUS BIT 1	I/O	DD1	15	16	DD14	DATA BUS BIT 14
DATA BUS BIT 0	I/O	DD0	17	18	DD15	DATA BUS BIT 15
GROUND		GROUND	19	20	N.C.	NO CONNECTION
DMA REQUEST	0	<u>DMARQ</u>	21	22	GROUND	GROUND
I/O WRITE	-	<u>DIOW</u>	23	24	GROUND	GROUND
I/O READ	-	<u>DIOR</u>	25	26	GROUND	GROUND
I/O CHANNEL READY	0	IORDY	27	28	SPSYNC: CSEL	SPINDEL SYNC or CABLE SELECT
DMA ACKNOWLEDGE	-	DMACK	29	30	GROUND	GROUND
INTERRUPT REQUEST	0	INTRQ	31	32	<u>IOCS16</u> <u>PDLAG</u>	16 BIT I/O PASSED DIAGNOSTIC
ADDRESS BIT 1	-	DA1	33	34	DA2	ADDRESS BIT 2
ADDRESS BIT 0	-	DA0	35	36	<u>CS3FX</u>	CHIP SELECT 1
CHIP SELECT 0	-	<u>CS1FX</u>	37	38	-	
DRIVE ACTIVE/	0	<u>DASP</u>	39	40	GROUND	GROUND
DRIVE 1 PRESENT						

FIG. 5 (PRIOR ART)

5 / 19

FIG. 6 (PRIOR ART)

COMMAND NAME	COMMAND CODE
NOP	00h
CFA REQUEST EXTENDED ERROR CODE	03h
DEVICE RESET	08h
READ SECTOR(S)	20h
WRITE SECTOR(S)	30h
CFA WRITE SECTORS WITHOUT ERASE	38h
READ VERIFY SECTOR(S)	40h
SEEK	70h
CFA TRANSLATE SECTOR	87h
EXECUTE DEVICE DIAGNOSTIC	90h
INITIALIZE DEVICE PARAMETERS	91h
DOWNLOAD MICROCODE	92h
PACKET	A0h
IDENTIFY PACKET DEVICE	A1h
SERVICE	A2h
SMART	B0h
CFA ERASE SECTORS	C0h
READ MULTIPLE	C4h
WRITE MULTIPLE	C5h
SET MULTIPLE MODE	C6h
READ DMA QUEUED	C7h
READ DMA	C8h
WRITE DMA	CAh
WRITE DMA QUEUED	CCh
CFA WRITE MULTIPLE WITHOUT ERASE	CDh
GET MEDIA STATUS	DAh
MEDIA LOCK	DEh
MEDIA UNLOCK	DFh
STANDBY IMMEDIATE	E0h
IDLE IMMEDIATE	E1h
STANDBY	E2h
IDLE	E3h
READ BUFFER	E4h
CHECK POWER MODE	E5h
SLEEP	E6h
FLUSH CACHE	E7h
WRITE BUFFER	E8h
IDENTIFY DEVICE	ECh
MEDIA EJECT	EDh
SET FEATURES	EFh
SECURITY SET PASSWORD	F1h
SECURITY UNLOCK	F2h
SECURITY ERASE PREPARE	F3h
SECURITY ERASE UNIT	F4h
SECURITY FREEZE LOCK	F5h
SECURITY DISABLE PASSWORD	F6h
READ NATIVE MAX ADDRESS	F8h
SET MAX ADDRESS	F9h
VENDOR SPECIFIC	9Ah,C0h-C3h,8xh,F0h,F7h,FAh-FFh
RETIRED	11h-1Fh,71h-7Fh,94h-99h, DBh-DDh,E9h
OBSOLETE	10h,21h-23h,31h-33h,3C,41h, 50h,C9h,CBh,EEh



IDE command and control register

ADDRESS				NAME AND FUNCTION		
CS1FX	CS3FX	DA2	DA1	DA0	READ ACCSESS	WRITE ACCSESS
COMMAND REGISTER BLOCK						
1	0	0	0	0	DATA REGISTER	DATA REGISTER
1	0	0	0	1	ERROR REGISTER	FEATURE REGISTER
1	0	0	1	0	SECTOR COUNT REGISTER	SECTOR COUNT REGISTER
1	0	0	1	1	SECTOR NUMBER REGISTER	SECTOR NUMBER REGISTER
					SECTOR NUMBER OR BLOCK	SECTOR NUMBER OR BLOCK
					ADDRESS 0-7	ADDRESS 0-7
					CYLINDER REGISTER 0	CYLINDER REGISTER 0
					CYLINDER 0-7 OR	CYLINDER 0-7 OR
					BLOCK ADDRESS 8-15	BLOCK ADDRESS 8-15
					CYLINDER REGISTER 1	CYLINDER REGISTER 1
					CYLINDER 8-15 OR	CYLINDER 8-15 OR
					BLOCK ADDRESS 16-23	BLOCK ADDRESS 16-23
					DRIVE/HEAD REGISTER	DRIVE/HEAD REGISTER
					DRIVE/HEAD NUMBER OR	DRIVE/HEAD NUMBER OR
					BLOCK ADDRESS 24-31	BLOCK ADDRESS 24-31
					STATUS REGISTER	COMMAND REGISTER
CONTROLREGISTER BLOCK						
0	1	0	0	0	NOT USED	NOT USED
0	1	0	0	1	NOT USED	NOT USED
0	1	0	1	0	NOT USED	NOT USED
0	1	0	1	1	NOT USED	NOT USED
0	1	1	0	0	NOT USED	NOT USED
0	1	1	0	1	NOT USED	NOT USED
0	1	1	1	0	ALTERNATE STATUS REGISTER	CONTROL REGISTER
0	1	1	1	1	ADDRESS REGISTER	NOT USED



USSN: 10/614,570
Atty. Dkt. #: 29757/SG0042-CON
Applicants: Charles R. Berg, et al.
MARSHALL, GERSTEIN & BORUN LLP 312/ 474-
6300
Sheet 7 of 19

7 / 19

IDE status register

7	6	5	4	3	2	1	0
BSY DRDY DWF DSC DRQ CORR IDX ERR							

FIG. 8 (PRIOR ART)

IDE error register

7	6	5	4	3	2	1	0
BBK UNC MC IDNF MCR ABRT TK0NF AMNF							

FIG. 9 (PRIOR ART)




FIG. 10A




FIG. 10B




FIG. 10C




FIG. 10D




FIG. 10E



9 / 19

FIG. IIA




FIG. IIB




FIG. IIC




FIG. 11D




FIG. 11E





FIG. 12

11 / 19

FIG. 13



12 / 19




FIG. 14




FIG. 15

13 / 19




FIG. 16

14 / 19





FIG. 17

OCT 20 2003
CIRCUIT BOARD
15 / 19

CPU 10



HARD DISK
DRIVE 20

DRDY



BSY



DRQ



ERR



ABRT




INTRQ



FIG. 18

FIG. 19





17 / 19

FIG. 20A





FIG. 20B



19 / 19



FIG. 21

